

FIG. 1

FIG. 2 is a block diagram of a system 10 for processing translation requests. The system 10 includes a Local Bus Ring 22, an Address Translation Engine 12, a Translation Requests block 30, an Inbound Request Logic block 32, a Request Completion Logic block 34, a Request Registers block 36, a TPT Data Buffer block 38, and a Host Interface block 18. The Address Translation Engine 12 is connected to the Local Bus Ring 22 and the Translation Requests block 30. The Translation Requests block 30 sends Request Data to the Inbound Request Logic block 32. The Inbound Request Logic block 32 sends Request Data to the Request Completion Logic block 34. The Request Completion Logic block 34 sends a 2nd Translation Request to the Inbound Request Logic block 32. The Request Completion Logic block 34 also sends Physical Address & Error Status to the Translation Requests block 30. The Request Registers block 36 is connected to the Inbound Request Logic block 32. The TPT Data Buffer block 38 is connected to the Request Completion Logic block 34. The Host Interface block 18 is connected to the Request Completion Logic block 34 and the TPT Data Buffer block 38. The Host Interface block 18 sends TPT Read to the Request Completion Logic block 34 and receives TPT Data from the TPT Data Buffer block 38.




FIG. 2




FIG. 3




FIG. 4




FIG. 5






FIG. 7




FIG. 8




FIG. 9






FIG. 10




FIG. 11




FIG. 12





FIG. 13






FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20